

**What is claimed:**

1                   1.     In a system having first and second processors, a method  
2     of synchronizing the first processor with the second processor, comprising  
3     the steps of:

4 (a) storing in a register parallel bits of data from the first  
5 processor, wherein at least one bit of data is a logic ONE,

6 (b) forming an output signal from the at least one bit of data  
7 in the register, and

8 (c) sending the output signal to an interrupt terminal of the  
9 second processor for synchronizing the first processor with the second  
10 processor.

1                   2.     The method of claim 1 wherein the register is a memory  
2 mapped register.

1                   3.     The method of claim 1 wherein the register is an off-core  
2     register.

1                   4.     The method of claim 1 wherein at least one of the first  
2     and second processors is a digital signal processor (DSP).

1           5.       The method of claim 1 wherein step (b) includes  
2     detecting a leading edge of the at least one bit of data to form the output  
3     signal.

1                   6.       The method of claim 5 wherein step (c) includes sending  
2   the output signal on a dedicated line between the register and the interrupt  
3   terminal.

1           7.     The method of claim 6 wherein the output signal is active  
2     for a duration of a clock period.

1                   8.       The method of claim 1 including the steps of

2                   enabling the register during a write cycle, and

3                   storing the parallel bits of data when an address of the register

4       matches a predetermined address.

1                   9.       A system for providing an interrupt signal from a first  
2   processor to a second processor comprising  
3                   a data bus coupled to the first processor for routing parallel bits  
4   of data,

5 a register coupled to the data bus for storing the parallel bits of  
6 data, at least one of the parallel bits of data having an active logic level,

an edge detector coupled to the register for detecting active  
logic levels stored in the register and converting each active logic level into  
an interrupt signal, and

10                   at least one line coupled between the edge detector and an  
11 interrupt terminal of the second processor for routing one of the interrupt  
12 signals to the interrupt terminal.

1                   10.    The system of claim 9 wherein the register includes a  
2 first set of flip/flops, each flip/flop storing one of the active logic levels, and  
3                   the edge detector includes a second set of flip/flops, each  
4 flip/flop detecting one of the active logic levels.

1                   11.    The system of claim 9 further including  
2                   an address bus coupled between the first processor and the  
3 register, and  
4                   a predetermined address for the register,  
5                   wherein the first processor routes the parallel bits of data to the  
6 register by setting the predetermined address on the address bus.

1                   12.    The system of claim 9 wherein the register is an off-core  
2 register and is enabled by a write strobe signal from the first processor.

1                   13.    The system of claim 9 wherein at least one of the first  
2 and second processors is a DSP.

2025 RELEASE UNDER E.O. 14176

- 16 -

1                    14.    In a multi-processor system having data lines between  
2    each processor and at least one interrupt terminal in each processor, a system  
3    for synchronizing a first processor with a second processor comprising

4                   a register coupled to the data lines for storing data bits from the  
5   first processor, each data bit representing an interrupt signal,

6 a detector for detecting each of the data bits in the register, and

7                    a signal router for routing each of the detected data bits to a  
8    respective interrupt terminal in the second processor,

9                    wherein when the first processor stores a data bit in the register,  
10    the router provides an interrupt signal to the second processor.

1            15.    The system of claim 14 wherein the register includes a  
2    first set of flip/flops, each flip/flop storing one of the data bits, and

the detector includes a second set of flip/flops, each flip/flop  
detecting one of the data bits in the register.

1                   16.    The system of claim 14 wherein the signal router  
2   includes a set of lines, each line connected to the respective interrupt  
3   terminal.

1                    17.    The system of claim 14 wherein at least one processor is  
2    a DSP.

1           18.    The system of claim 14 further including an address bus  
2   coupled to the register, wherein the data bits are stored in the register when  
3   the first processor addresses the register.

1           19.    The system of claim 14 wherein the data bits are stored  
2   in the register during a first clock cycle and the data bits are detected by the  
3   detector during a second clock cycle, and

4           the interrupt signal is enabled for a duration of a clock cycle.

1           20.    In an integrated circuit including at least two processors,  
2   data lines between each processor, and at least one interrupt terminal in each  
3   processor, a system for synchronizing a first processor with a second  
4   processor comprising

5           a register coupled to the data lines for storing data bits from the  
6   first processor, each data bit representing an interrupt signal,

7           a detector for detecting each of the data bits in the register, and

8           a signal router for routing each of the detected data bits to a  
9   respective interrupt terminal in the second processor,

10          wherein when the first processor stores a data bit in the register,  
11   the router provides an interrupt signal to the second processor.

1           21.    The system of claim 20 wherein the register includes a  
2   first set of flip/flops, each flip/flop storing one of the data bits, and

00149652 2596160

3                   the detector includes a second set of flip/flops, each flip/flop  
4     detecting one of the data bits in the register.

1                   22.    The system of claim 20 wherein the signal router  
2     includes a set of lines, each line connected to the respective interrupt  
3     terminal.

1                   23.    The system of claim 20 wherein at least one processor is  
2     a DSP.

1                   24.    The system of claim 20 wherein at least one processor is  
2     a microprocessor.

1                   25.    The system of claim 20 further including an address bus  
2     coupled to the register, wherein the data bits are stored in the register when  
3     the first processor addresses the register.

                  26.    The system of claim 20 wherein the data bits are stored  
in the register during a first clock cycle and the data bits are detected by the  
detector during a second clock cycle, and

the interrupt signal is enabled for a duration of a clock cycle.

0044210 29363460